International Journal of Circuit Theory and Applications

Research Article

Analysis of a balanced analog multiplier for an arbitrary number of signed inputs

Corresponding Author

Brian Hong

[email protected]

Department of Electrical Engineering, California Institute of Technology, Pasadena, CA, 91125 USA

Correspondence to: Brian Hong, Department of Electrical Engineering, California Institute of Technology, Pasadena, CA 91125, USA.

E-mail: [email protected]

Search for more papers by this author

Ali Hajimiri,

Ali Hajimiri

Department of Electrical Engineering, California Institute of Technology, Pasadena, CA, 91125 USA

Search for more papers by this author

Brian Hong,

Corresponding Author

Brian Hong

[email protected]

Department of Electrical Engineering, California Institute of Technology, Pasadena, CA, 91125 USA

Correspondence to: Brian Hong, Department of Electrical Engineering, California Institute of Technology, Pasadena, CA 91125, USA.

E-mail: [email protected]

Search for more papers by this author

Ali Hajimiri,

Ali Hajimiri

Department of Electrical Engineering, California Institute of Technology, Pasadena, CA, 91125 USA

Search for more papers by this author

First published: 08 August 2016

https://doi.org/10.1002/cta.2243

Citations: 2

Share a link

Email
Wechat
Bluesky

Summary

We present an extension of the double-balanced current-commutating analog multiplier (also known as the Gilbert cell) that enables the multiplication of an arbitrary number of signed differential input voltages. A general analysis of the circuit for an arbitrary device nonlinearity is provided, and simulations on a bulk CMOS process as well as measurement results of a discrete bipolar implementation are reported. Copyright © 2016 John Wiley & Sons, Ltd.

References

1Jones HE. Dual output synchronous detector utilizing transistorized differential amplifiers, U.S. Patent 3241078 A, March 15, 1966.
Google Scholar
2Gilbert B. A new wide-band amplifier technique. IEEE Journal of Solid-State Circuits 1968; SC-3(4): 353–365.
10.1109/JSSC.1968.1049924
Web of Science® Google Scholar
3Gilbert B. A precise four-quadrant multiplier with subnanosecond response. IEEE Journal of Solid-State Circuits 1968; SC-3(4): 365–373.
10.1109/JSSC.1968.1049925
Web of Science® Google Scholar
4Babanezhad JN, Temes GC. A 20-V four-quadrant CMOS analog multiplier. IEEE Journal of Solid-State Circuits 1985; SC-20(6): 1158–1168.
10.1109/JSSC.1985.1052454
Web of Science® Google Scholar
5Sullivan PJ, Xavier BA, Ku WH. Low voltage performance of a microwave CMOS Gilbert cell mixer. IEEE Journal of Solid-State Circuits 1997; 32(7): 1151–1155.
10.1109/4.597309
Web of Science® Google Scholar
6MacEachern LA, Manku T. A charge-injection method for Gilbert cell biasing. Proceedings of IEEE Canadian Conference on Electrical and Computer Engineering 1998; 1: 364–368.
Google Scholar
7Han G, Sánchez-Sinencio E. CMOS transconductance multipliers: a tutorial. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing 1998; 45(12): 1550–1563.
10.1109/82.746667
Web of Science® Google Scholar
8Kuntman H, Toker A. Novel non-linear macromodel suitable for SPICE simulation of analogue multipliers realized with bipolar and CMOS technologies. International Journal of Circuit Theory and Applications 1999; 27: 485–495.
10.1002/(SICI)1097-007X(199909/10)27:5<485::AID-CTA69>3.0.CO;2-8
Web of Science® Google Scholar
9Terrovitis MT, Meyer RG. Noise in current-commutating CMOS mixers. IEEE Journal of Solid-State Circuits 1999; 34(6): 772–783.
10.1109/4.766811
Web of Science® Google Scholar
10Darabi H, Abidi AA. Noise in RF-CMOS mixers: a simple physical model. IEEE Transactions on Solid-State Circuits 2000; 35(1): 15–25.
10.1109/4.818916
Web of Science® Google Scholar
11Darabi H, Chiu J. A noise cancellation technique in active RF-CMOS mixers. IEEE Journal of Solid-State Circuits 2005; 40(12): 2628–2632.
10.1109/JSSC.2005.857428
Web of Science® Google Scholar
12Choma J Jr. A three-level broad-banded monolithic analog multiplier. IEEE Journal of Solid-State Circuits 1981; SC-16(4): 392–399.
10.1109/JSSC.1981.1051607
Web of Science® Google Scholar
13Kimura K. Some circuit design techniques using two cross-coupled, emitter-coupled pairs. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications 1994; 41(5): 411–423.
10.1109/81.296329
Web of Science® Google Scholar
14Johnson DA, Raman S. A packaged SiGe x2 sub-harmonic mixer for U-NII band applications, IEEE Bipolar/BiCMOS Circuits Technolology Meeting, 2001; 159–162.
Google Scholar
15Chien G. Gilbert cell and method thereof, U.S. Patent 7088982 B1, August 8, 2006.
Google Scholar
16Wu T-H et al. GaInP/GaAs HBT sub-harmonic Gilbert mixers using stacked-LO and leveled-LO topologies. IEEE Transactions on Microwave Theory and Techniques 2007; 55(5): 880–889.
10.1109/TMTT.2007.895169
CAS Web of Science® Google Scholar
17Wu TH, Meng CC, Huang GW. High-gain high-isolation CMFB stacked-LO subharmonic Gilbert mixer using SiGe BiCMOS technology. Microwave and Optical Technology Letters 2007; 49(5): 1214–1216.
10.1002/mop.22398
Web of Science® Google Scholar
18Johansen TK, Vidkjær J, Krozer V. Analysis and design of wide-band SiGe HBT active mixers. IEEE Transactions on Microwave Theory and Techniques 2005; 53(7): 2389–2397.
10.1109/TMTT.2005.850421
CAS Web of Science® Google Scholar
19El-Nozahi M, Sánchez-Sinencio E, Entesari K. A 20–32-GHz wideband mixer with 12-GHz IF bandwidth in 0.18-µm SiGe process. IEEE Transactions on Microwave Theory and Techniques 2010; 58(11): 2731–2740.
10.1109/TMTT.2010.2077572
Web of Science® Google Scholar
20Hajimiri A. Generalized time- and transfer-constant circuit analysis. IEEE Transactions on Circuits and Systems I: Regular Papers 2010; 57(6): 1105–1121.
10.1109/TCSI.2009.2030092
Web of Science® Google Scholar
21Gray PR, Hurst PJ, Lewis SH, Meyer RG. Analysis and Design of Analog Integrated Circuits ( 5th edn). Wiley: New York, 2010.
Google Scholar

Citing Literature

Volume45, Issue4

April 2017

Pages 483-501

Analysis of a balanced analog multiplier for an arbitrary number of signed inputs

Summary

References

Citing Literature

References

Information

About Wiley Online Library

Help & Support

Opportunities

Connect with Wiley

Analysis of a balanced analog multiplier for an arbitrary number of signed inputs

Summary

References

Citing Literature

References

Related

Information