Volume 2014, Issue 1 698041

Research Article

Open Access

Engineering Change Orders Design Using Multiple Variables Linear Programming for VLSI Design

Yu-Cheng Fan,

Corresponding Author

Yu-Cheng Fan

[email protected]

Department of Electronic Engineering, National Taipei University of Technology, Taipei 10608, Taiwan ntut.edu.tw

Search for more papers by this author

Chih-Kang Lin,

Chih-Kang Lin

Department of Electronic Engineering, National Taipei University of Technology, Taipei 10608, Taiwan ntut.edu.tw

Search for more papers by this author

Shih-Ying Chou,

Shih-Ying Chou

Department of Electronic Engineering, National Taipei University of Technology, Taipei 10608, Taiwan ntut.edu.tw

Search for more papers by this author

Chun-Hung Wang,

Chun-Hung Wang

Department of Electronic Engineering, National Taipei University of Technology, Taipei 10608, Taiwan ntut.edu.tw

Search for more papers by this author

Shu-Hsien Wu,

Shu-Hsien Wu

Department of Electronic Engineering, National Taipei University of Technology, Taipei 10608, Taiwan ntut.edu.tw

Search for more papers by this author

Hung-Kuan Liu,

Hung-Kuan Liu

Department of Electronic Engineering, National Taipei University of Technology, Taipei 10608, Taiwan ntut.edu.tw

Search for more papers by this author

Yu-Cheng Fan,

Corresponding Author

Yu-Cheng Fan

[email protected]

Department of Electronic Engineering, National Taipei University of Technology, Taipei 10608, Taiwan ntut.edu.tw

Search for more papers by this author

Chih-Kang Lin,

Chih-Kang Lin

Department of Electronic Engineering, National Taipei University of Technology, Taipei 10608, Taiwan ntut.edu.tw

Search for more papers by this author

Shih-Ying Chou,

Shih-Ying Chou

Department of Electronic Engineering, National Taipei University of Technology, Taipei 10608, Taiwan ntut.edu.tw

Search for more papers by this author

Chun-Hung Wang,

Chun-Hung Wang

Department of Electronic Engineering, National Taipei University of Technology, Taipei 10608, Taiwan ntut.edu.tw

Search for more papers by this author

Shu-Hsien Wu,

Shu-Hsien Wu

Department of Electronic Engineering, National Taipei University of Technology, Taipei 10608, Taiwan ntut.edu.tw

Search for more papers by this author

Hung-Kuan Liu,

Hung-Kuan Liu

Department of Electronic Engineering, National Taipei University of Technology, Taipei 10608, Taiwan ntut.edu.tw

Search for more papers by this author

First published: 24 August 2014

https://doi.org/10.1155/2014/698041

Academic Editor: Chih-Cheng Lu

Share a link

Email
Wechat
Bluesky

Abstract

An engineering change orders design using multiple variable linear programming for VLSI design is presented in this paper. This approach addresses the main issues of resource between spare cells and target cells. We adopt linear programming technique to plan and balance the spare cells and target cells to meet the new specification according to logic transformation. The proposed method solves the related problem of resource for ECO problems and provides a well solution. The scheme shows new concept to manage the spare cells to meet possible target cells for ECO research.

References

1 Roy J. A. and Markov I. L., ECO-system: embracing the change in placement, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. (2007) 26, no. 12, 2173–2185, https://doi.org/10.1109/TCAD.2007.907271, 2-s2.0-36348929500.
Web of Science® Google Scholar
2 Tan C. and Jiang I. H., Recent research development in metal-only ECO, Proceedings of the 54th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS ′11), August 2011, 1–4, https://doi.org/10.1109/MWSCAS.2011.6026534, 2-s2.0-80053632894.
Google Scholar
3 Kuo Y. M., Chang Y. T., Chang S. C., and Marek-Sadowska M., Spare cells with constant insertion for engineering change, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. (2009) 28, no. 3, 456–460.
Google Scholar
4 Brand D., Drumm A., Kundu S., and Narain P., Incremental synthesis, Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 1994, 14–18.
Google Scholar
5 Huang S., Chen K., and Cheng K., AutoFix: A hybrid tool for automatic logic rectification, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. (1999) 18, no. 9, 1376–1384, https://doi.org/10.1109/43.784128, 2-s2.0-0032595833.
Google Scholar
6 Lin C., Chen K., and Marek-Sadowska M., Logic synthesis for engineering change, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. (1999) 18, no. 2-3, 282–292, 2-s2.0-0033092732.
Google Scholar
7 Shinsha T., Kubo T., Sakataya Y., Koshishita J., and Ishihara K., Incremental logic synthesis through gate logic structure identification, Proceedings of the IEEE/ACM Conference on Design Automation, Jun 1986, 391–397.
Google Scholar
8 Swamy G., Rajamani S., Lennard C., and Brayton R. K., Minimal logic re-synthesis for engineering change, Proceedings of the IEEE International Symposium on Circuits and Systems, 1997, 1596–1599.
Google Scholar
9 Watanabe Y. and Brayton R. K., Incremental synthesis for engineering changes, Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD ′91), October 1991, Cambridge, Mass, USA, 40–43, 2-s2.0-0026263604, https://doi.org/10.1109/ICCD.1991.139840.
Google Scholar
10 Wang J., Finding the Minimal Logic Difference for Functional ECO, 2012, Taiwan Cadence Design Systems.
Google Scholar
11 Fan Y. C. and Tsao H. W., Watermarking for intellectual property protection, IEE Electronics Letters. (2003) 39, no. 18, 1316–1318, https://doi.org/10.1049/el:20030874, 2-s2.0-0141829122.
Google Scholar
12 Fan Y. and Tsao H., Boundary scan test scheme for IP core identification via watermarking, IEICE Transactions on Information and Systems. (2005) E88-D, no. 7, 1397–1400, https://doi.org/10.1093/ietisy/e88-d.7.1397, 2-s2.0-26044459497.
Google Scholar
13 Fan Y., Testing-based watermarking techniques for intellectual-property identification in SOC design, IEEE Transactions on Instrumentation and Measurement. (2008) 57, no. 3, 467–479, https://doi.org/10.1109/TIM.2007.911623, 2-s2.0-40549130402.
Google Scholar
14 Fan Y. and Chiang Y., Discrete wavelet transform on color picture interpolation of digital still camera, VLSI Design. (2013) 2013, 9, 738057, MR3034000, https://doi.org/10.1155/2013/738057.
10.1155/2013/738057
Google Scholar

All articles

Engineering Change Orders Design Using Multiple Variables Linear Programming for VLSI Design

Abstract

References

Figures

References

Information

About Wiley Online Library

Help & Support

Opportunities

Connect with Wiley

Engineering Change Orders Design Using Multiple Variables Linear Programming for VLSI Design

Abstract

References

Figures

References

Related

Information