In this paper, the analog/radio frequency (RF) and linearity performance of an InAs-based nanowire (NW) tunnel field-effect transistor (TFET) is studied and compared with InAs-based NW MSFET of identical dimension. InAs-based NW TFETs shows a great promise for high performance digital application because of its superior subthreshold behavior. Different analog/RF and linearity key figure-of-merits like cut-off frequency (f_t) and 1-dB compression point are extracted and the effect of gate length down scaling on those parameters has been studied. The results reveal that down scaled InAs-based NW TFET shows a significant improvement in its RF and linearity performance. However, this advantage diminishes in terms of poor analog performance with gate-length downscaling. This clearly indicates the necessity of a trade-off between analog and RF performance. Moreover, an in-depth comparison between InAs-based NW TFET and conventional MOSFET has also been provided in order to demonstrate the superiority of InAs-based NW TFET to become a competitive contender by replacing conventional MOSFET for Analog/Mixed signal System-on-Chip (SOC) applications. Copyright © 2016 John Wiley & Sons, Ltd.

References

1Duarte JP, Choi S-J, Choi Y-K. A full-range drain current model for double-gate junctionless transistors. IEEE Electron Device Lett 2011; 58L: 4219.
10.1109/TED.2011.2169266
Web of Science® Google Scholar
2 International Technology Roadmap for Semiconductors: 20013 Update, 2013. [Online available http://www.itrs.net]
Google Scholar
3Choi WY, Park B-G, Lee J-D, Liu T-JK. Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec. IEEE Electron Dev Lett 2007; 28(8): 743–745.
10.1109/LED.2007.901273
CAS Web of Science® Google Scholar
4Koswatta SO, Lundstrom MS, Nikonov DE. Performance comparison between p-i-n tunneling transistors and conventional MOSFETs. IEEE Trans Electron Dev 2009; 56(3): 456–465.
10.1109/TED.2008.2011934
CAS Web of Science® Google Scholar
5Krishnamohan T, Kim D, Raghunathan S, Saraswat K. Double-gate strained-Ge heterostructures tunneling FET (TFET) with record high drive currents and <60 mV/dec subthreshold slope. IEDM Tech. Dig, 2008, pp. 1–3.
Google Scholar
6Ganapathi K, Yoon Y, Salahuddin S. Analysis of InAs vertical and lateral band-to-band tunneling transistors: leveraging vertical tunneling for improved performance. Appl Phys Lett 2010; 97: 033504–033506.
10.1063/1.3466908
CAS Web of Science® Google Scholar
7Chang C-S, Chao C-P, Chern JGJ, Sun JY-C. Advanced CMOS technology portfolio for RF IC applications. IEEE Trans Electron Devices 2005; 52(7): 1324–1334.
10.1109/TED.2005.850631
Web of Science® Google Scholar
8Eminente S, Alessandrini M, Fiegna C. Comparative analysis of the RF and noise performance of bulk and single-gate ultra-thin SOI MOSFETs by numerical simulation. Solid-State Electron 2004; 48(4): 543–549.
10.1016/j.sse.2003.09.022
CAS Web of Science® Google Scholar
9Lázaro A, Iñiguez B. RF and noise performance of double gate and single gate SOI. Solid-State Electron 2006; 50(5): 826–842.
10.1016/j.sse.2006.03.042
CAS Web of Science® Google Scholar
10Ghosh K, Singisetti U. RF performance and avalanche breakdown analysis of InN tunnel FETs. IEEE Trans Electron Dev 2014; 61(10): 3405–3410.
10.1109/TED.2014.2344914
CAS Web of Science® Google Scholar
11Yang Y, Tong X, Yang L-T, Guo P-F, Fan L, Yeo Y-C. Tunneling field-effect transistor: capacitance components and modeling. IEEE Electron Dev Lett 2010; 31(7): 752–754.
10.1109/LED.2010.2047240
CAS PubMed Web of Science® Google Scholar
12Schlosser M, Bhuwalka KK, Sauter M, Zilbauer T, Sulima T, Eisele I. Fringing-induced drain current improvement in the tunnel field-effect transistor with high-k gate dielectrics. IEEE Trans Electron Dev 2009; 56: 100.
10.1109/TED.2008.2008375
CAS Web of Science® Google Scholar
13Sarkar A, Sarkar CK. Device simulator ATLAS user manual. Silvaco Int., Santa Clara, CA. May 2011 [Online available http://www.silvaco.com]
Google Scholar
14Pala MG, Esseni D. Interface traps in InAs nanowire tunnel-FETs and MOSFETs—part I: model description and single trap analysis in tunnel-FETs. IEEE Trans Electron Dev 2013; 60(9): 2795–2801.
10.1109/TED.2013.2274196
Web of Science® Google Scholar
15Esseni D, Pala MG, Rollo T. Essential physics of the OFF-state current in nanoscale MOSFETs and TUnel FETs. IEEE Trans Electron Dev 2015; 62(9): 3084–3091.
10.1109/TED.2015.2458171
CAS Web of Science® Google Scholar
16Alper C, De Michielis L, Dagtekin N, Lattanzio L, Ionescu AM. Tunnel FET with non-uniform gate capacitance for improved device and circuit level performance. Solid-State Device Research Conference (ESSDERC). 2012 Proceedings of the European, vol., no., pp. 161–164, 17–21 Sept. 2012.
Google Scholar
17Yang Y, Tong X, Yang L-T, Guo P-F, Fan L, Yeo Y-C. Tunneling field-effect transistor: capacitance components and modeling. IEEE Electron Dev Lett 2010; 31(7): 752–754.
10.1109/LED.2010.2047240
CAS PubMed Web of Science® Google Scholar
18Mohankumar N, Syamal B, Sarkar CK. Influence of channel and gate engineering on the analog and RF performance of DG MOSFETs. IEEE Trans Electron Devices 2010; 57(4): 820–826.
10.1109/TED.2010.2040662
CAS Web of Science® Google Scholar
19Sarkar A, Das AK, De S, Sarkar CK. Effect of gate engineering in double-gate MOSFETs for analog/RF applications. Microelectron J 2012; 43: 873–882.
10.1016/j.mejo.2012.06.002
Web of Science® Google Scholar
20Gautam R, Saxena M, Gupta RS, Gupta M. Nanoscale cylindrical gate MOSFET analog performance. Microelectron Reliab 2012; 52(6): 989–994.
10.1016/j.microrel.2011.12.014
CAS Web of Science® Google Scholar
21Sarkar A, Sarkar CK. RF and analogue performance investigation of DG tunnel FET. Int J Electron Lett 2013; 1(4): 210–217.
10.1080/21681724.2013.854158
CAS Google Scholar
22Ghosh P, Haldar S, Gupta RS, Gupta M. An investigation of linearity performance and intermodulation distortion of GME CGT MOSFET for RFIC design. IEEE Trans Electron Dev 2012; 59(12): 3263–3268.
10.1109/TED.2012.2219537
Web of Science® Google Scholar
23Kaya S, Ma W. Optimization of RF linearity in DG MOSFET. IEEE Electron Device Lett 2004; 25(5): 308–310.
10.1109/LED.2004.826539
CAS Web of Science® Google Scholar
24Rogers J, Plett C. Radio frequency integrated circuit design, Artech House, Norward, MA, 2003.
Google Scholar

Citing Literature

Volume30, Issue3-4

May-August 2017

e2186

Effect of gate-length downscaling on the analog/RF and linearity performance of InAs-based nanowire tunnel FET

Summary

References

Citing Literature

References

Information

About Wiley Online Library

Help & Support

Opportunities

Connect with Wiley

Effect of gate-length downscaling on the analog/RF and linearity performance of InAs-based nanowire tunnel FET

Summary

References

Citing Literature

References

Related

Information