Linearity analysis in pipeline A/D converters

Corresponding Author

Behnam Sedighi

[email protected]

Department of Electrical Engineering, Sharif University of Technology, Azadi Ave., Tehran, Iran

Department of Electrical Engineering, Sharif University of Technology, Azadi Ave., Tehran, IranSearch for more papers by this author

Mehrdad Sharif Bakhtiar,

Mehrdad Sharif Bakhtiar

Department of Electrical Engineering, Sharif University of Technology, Azadi Ave., Tehran, Iran

Search for more papers by this author

Behnam Sedighi,

Corresponding Author

Behnam Sedighi

[email protected]

Department of Electrical Engineering, Sharif University of Technology, Azadi Ave., Tehran, Iran

Department of Electrical Engineering, Sharif University of Technology, Azadi Ave., Tehran, IranSearch for more papers by this author

Mehrdad Sharif Bakhtiar,

Mehrdad Sharif Bakhtiar

Department of Electrical Engineering, Sharif University of Technology, Azadi Ave., Tehran, Iran

Search for more papers by this author

First published: 18 June 2008

https://doi.org/10.1002/cta.511

Citations: 9

About

PDF

Tools

Share a link

Email
Wechat
Bluesky

Abstract

A method for estimating integral nonlinearity (INL) in pipeline analog-to-digital converters is presented. In this method, errors in each stage are modeled by an equivalent input-referred gain error and an input-referred nonlinearity. For a switched capacitor implementation, the proposed model predicts the maximum statistical INL in terms of capacitor mismatch and also provides an exact formula for INL in terms of finite gain of operational amplifiers. Using this model, it is proved that a high per-stage resolution reduces the power consumption in low-speed converters, whereas in high-speed circuits 1.5-bit or 2.5-bit stage is more advantageous. It is also shown that when voltage swing is below 1 V, the lower limit for the size of the capacitors is mainly determined by thermal noise rather than by INL. Copyright © 2008 John Wiley & Sons, Ltd.

REFERENCES

1 Chiu Y, Gray PR, Nikolic B. A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR. IEEE Journal of Solid-State Circuits 2004; 39: 2139–2151.
10.1109/JSSC.2004.836232
Web of Science® Google Scholar
2 IEEE Standard for Terminology and Test Methods for Analog-to-Digital Converters. IEEE Std 1241, 2000.
Google Scholar
3 Lewis SH. Optimizing the stage resolution for pipelined multistage analog-to-digital converters for video rate applications. IEEE Transactions on Circuits Systems—II 1992; 39: 516–523.
10.1109/82.168943
Web of Science® Google Scholar
4 Goren D, Shamsaev E, Wagner I. A novel method for stochastic nonlinearity analysis of a CMOS pipeline ADC. Proceedings of 38th Conference on Design Automation (DAC01), Las Vegas, 2001; 127–132.
Google Scholar
5 Quinn PJ, van Roermund AHM. Accuracy limitations of pipelined ADCs. Proceedings of IEEE International Symposium on Circuits Systems, Kobe, 2005; 1956–1959.
Google Scholar
6 Abo AM. Design for reliability of low-voltage switched-capacitor circuits. Ph.D. Dissertation, University of California, Berkeley, 1999.
Google Scholar
7 Song WC, Choi HW, Kwak SU, Song BS. A 10-b 20-Msample/s low-Power CMOS ADC. IEEE Journal of Solid-state Circuits 1995; 30: 514–521.
10.1109/4.384164
Web of Science® Google Scholar
8 Lin Y, Katyal Y, Geiger R, Schlarmann M. kT/C constrained optimization of power in pipeline ADCs. Proceedings of IEEE International Symposium on Circuits Systems, Kobe, 2005; 1968–1971.
Google Scholar
9 Goes J, Vital JC, Franca JE. Systematic design for optimization of high-speed self-calibrated pipelined A/D converters. IEEE Transactions on Circuits Systems—II 1998; 45: 1513–1526.
10.1109/82.746663
Web of Science® Google Scholar
10 Cline DW, Gray PR. A power optimized 13-b 5 Msample/s pipelined analog-to-digital converter in 1.2 μm CMOS. IEEE Journal of Solid-State Circuits 1996; 31: 294–303.
10.1109/4.494191
Web of Science® Google Scholar
11 Lewis HS, Fetterman HS, Gross GF, Ramachandran R, Viswanathan TR. A 10-b 20 Msample/s analog-to-digital converter. IEEE Journal of Solid-State Circuits 1992; 27: 351–358.
10.1109/4.121557
Web of Science® Google Scholar
12 Bevington PR, Robinson DK. Data Reduction and Error Analysis for the Physical Sciences ( 2nd edn). WCB/McGraw-Hill: Boston, 1992.
Google Scholar
13 Yang W, Kelly D, Mehr I, Sayuk MT, Singer L. A 3-V 340-mW 14-b 75-MSample/s CMOS ADC with 85-dB SFDR at nyquist input. IEEE Journal of Solid-State Circuits 2001; 36: 1931–1936.
10.1109/4.972143
Web of Science® Google Scholar
14 Quinn PJ, van Roermund AHM. Design and optimization of multi-bit front-end stage and scaled back-end stages of pipelined ADCs. Proceedings of IEEE International Symposium on Circuits Systems, Kobe, 2005; 1964–1967.
Google Scholar
15 Radio Frequency and Analog/Mixed-Signal Technologies for Wireless Communications. International Technology Roadmap for Semiconductors (ITRS), 2006. Available from: http://www.itrs.net.
Google Scholar
16 Schlogl F, Zimmermann H. A design example of a 65 nm CMOS operational amplifier. International Journal of Circuit Theory and Applications 2007; 35: 343–354.
10.1002/cta.401
Web of Science® Google Scholar

Citing Literature

Volume37, Issue6

August 2009

Pages 764-780

Linearity analysis in pipeline A/D converters

Abstract

REFERENCES

Citing Literature

References

Information

About Wiley Online Library

Help & Support

Opportunities

Connect with Wiley

Linearity analysis in pipeline A/D converters

Abstract

REFERENCES

Citing Literature

References

Related

Information