Implementation of a sic based MC-CDMA base station receiver†
An earlier version of this paper has been presented at the Third International Workshop on Multi-Currier Spread-Spectrum (MCSS 2001).
Abstract
The implementation of a multi carrier-code division multiple access (MC-CDMA) base station receiver incorporating decision statistic ordered successive interference cancellation multi-user detection in low power CMOS hardware is investigated. Serial and parallel cancellation architectures are compared and it is shown that the parallel one operates in far fewer clock cycles than its serial counterpart. A detailed description of architecture is given including the parallel algoridim used to implement the multi-user detection. Results show the power consumption and fixed point performance of the circuit.