Volume 52, Issue 3 pp. 1450-1464
ORIGINAL PAPER

A GHz-level memristor emulator with only MOSFET

Lei Zhou

Corresponding Author

Lei Zhou

School of Electrical Engineering, Yancheng Institute of Technology, Yancheng, Jiangsu, China

Correspondence

Lei Zhou, School of Electrical Engineering, Yancheng Institute of Technology, No. 1, Hope Avenue Road, Tinghu district, Yancheng, Jiangsu, China.

Email: [email protected]

Search for more papers by this author
Chune Wang

Chune Wang

School of Material Science Engineering, Yancheng Institute of Technology, Yancheng, Jiangsu, China

Search for more papers by this author
Xiaozhong Chen

Xiaozhong Chen

School of Intelligent Manufacturing, Changzhou Vocational Institute of Engineering, Changzhou, China

Search for more papers by this author
First published: 18 September 2023

Summary

The MOS-only memristor only uses the transistor's intrinsic capacitance to realize the memristor's memory effect, which is beneficial to increase its operating frequency and reduce its occupied chip area. This paper proposes a GHz-level MOS-only memristor emulator (i.e., PGME and NGME). PGME/NGME consists of three/four MOSFETs without any external elements and power supplies. The operating frequency of PGME/NGME is high up to 5 GHz. When the three/four MOSFETs in PGME are pch_hvts of TSMC's 65-nm process, the occupied chip areas of PGME-3, PGME-4A, and PGME-4B are 3.9 ∗ 2.7  μm2, 4.3 ∗ 3.3  μm2, and 4.3 ∗ 4.4  μm2, respectively. The minimum step time of material implication circuit based on PGME-3 and NGME-3 is only 70 ps. Additionally, a chaotic oscillator circuit based on PGME-4A is presented and verified with discrete p-channel MOSFETs of CD4007.

DATA AVAILABILITY STATEMENT

The data that support the findings of this study are available from the corresponding author upon reasonable request.

The full text of this article hosted at iucr.org is unavailable due to technical difficulties.