Isolation Technology

1 E. Kooi J. G. van Lierop J. A. Appels Formation of silicon nitride at Si–SiO₂ interface during local oxidation of silicon and during heat-treatment of oxidized silicon in NH₃ gas. J. Electrochem. Soc., 123 (7): 1117–1120, 1976.
10.1149/1.2133008
CAS Web of Science® Google Scholar
2 P. Deroux-Dauphin J. P. Gonchond Physical and electrical characterization of a SILO isolation structure, IEEE Trans. Electron Devices, ED-32: 2392–2398, 1985.
10.1109/T-ED.1985.22285
Web of Science® Google Scholar
3 Y. Han B. Ma Isolation process using polysilicon buffer layer for scaled MOS/VLSI, Electrochem. Soc. Extended Abstracts, 84-1: 98, 1984.
Google Scholar
4 T. Nishihara K. Tokunaga K. Kobayashi 0.5 μm isolation technology using advanced polysilicon pad LOCOS (APPL), Tech. Dig. IEDM, 100–103, 1988.
Google Scholar
5 K. Y. Chiu R. Fang J. Lin J. L. Moll C. Lage S. Angelos R. Tillman SWAMI—A defect-free and near-zero bird’s beak local oxidation process and its application in VLSI technology, Tech. Dig. IEDM, 224–227, 1982.
Google Scholar
6 S. Wolf Silicon Processing for the VLSI Era, Volume 2—Process Integration, Sunset Beach, CA: Lattice Press, 1990.
Google Scholar
7 A. Perera J. Lin Y. Ku M. Azrak B. Taylor J. Hayden M. Thompson M. Blackwell Trench isolation for 0.45 μm active pitch and below, Tech. Dig. IEDM, 679–682, 1995.
Google Scholar
8 A. Chatterjee D. Rogers J. McKee I. Ali S. Nag I. C. Chen A shallow trench isolation using LOCOS edge for preventing corner effects for 0.25/0.18 μm CMOS technologies and beyond, Tech. Dig. IEDM, 829–832, 1996.
Google Scholar
9 S. M. Sze (ed.) VLSI Technology, 2nd ed., New York: McGraw-Hill, 1988.
Google Scholar
10 J.-P. Collinge Silicon-On-Insulator Technology: Materials to VLSI. Norwell, MA: Kluwer Academic Publishers, 1991.
10.1007/978-1-4757-2121-8
Google Scholar
11 S. L. Partridge The current status of silicon-on-insulator technologies—A comparison, Tech. Dig. IEDM, 428–430, 1986.
PubMed Google Scholar
12 D. B. Estreich R. W. Dutton Modeling latchup in CMOS integrated circuits. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., CAD-1: 157–162, 1982.
10.1109/TCAD.1982.1270006
Google Scholar
13 D. B. Estreich R. R. Troutman Latchup in CMOS Technology, New York: Kluwer Academic Publishers, 1986.
Google Scholar
14 R. A. Martin A. G. Lewis T. Hung J. Chen A new process for 1 μm and finer CMOS, Tech. Dig. IEDM, 403–406, 1985.
Google Scholar
15 R. Menozzi L. Selmi E. Sangiori G. Crisenza T. Cavioni B. Ricco Layout dependence of CMOS latchup, IEEE Trans. Electron Devices, 35: 1892–1901, 1988.
10.1109/16.7402
Web of Science® Google Scholar

Wiley Encyclopedia of Electrical and Electronics Engineering

Browse other articles of this reference work:

Isolation Technology

Abstract

Bibliography

References

Information

About Wiley Online Library

Help & Support

Opportunities

Connect with Wiley

Isolation Technology

Abstract

Bibliography

References

Related

Information